Crossword Puzzle Retest

123456789101112131415161718192021
Across
  1. 3. Page not present triggering handler (5 letters)
  2. 4. L1/L2 speedup for frequent data access (5 letters)
  3. 5. GHz measure of instruction throughput (9 letters)
  4. 6. Transfers data between reg/mem (3 letters)
  5. 7. Second stage parsing opcode and operands (6 letters)
  6. 9. Overlap fetch/decode/execute stages (8 letters)
  7. 14. Third stage performing ALU operation (7 letters)
  8. 16. Destination index for string ops (3 letters)
  9. 17. Software invoked exception like INT (4 letters)
  10. 19. Initial bytes defining instr type (6 letters)
  11. 20. Base register for memory offsets (3 letters)
  12. 21. 32-bit data path in classic x86 (3 letters)
Down
  1. 1. Firmware translating complex instruction (8 letters)
  2. 2. Subtract one updating ZF (3 letters)
  3. 3. First stage pulling instruction from memory (5 letters)
  4. 8. Source index for string copies (3 letters)
  5. 10. Hardware signal pausing CPU for I/O (9 letters)
  6. 11. Counter for LOOP and REP instr (3 letters)
  7. 12. Atomically add one to operand (3 letters)
  8. 13. Eight 32-bit GPRs in x86 core (9 letters)
  9. 14. Base for parameter passing (3 letters)
  10. 15. Accumulator for arithmetic results (3 letters)
  11. 18. Two's complement negation (3 letters)