Digital System Design-I

12345678910111213141516171819202122232425262728293031
Across
  1. 3. data is entered serially and extracted simultaneously
  2. 7. Product of Sum
  3. 8. All flip flops use same clock
  4. 9. JK inputs are connected through NOT gate
  5. 11. arithmetic logic circuit” that “adds two binary bits”
  6. 13. circuit” that produces the binary equivalent
  7. 17. arithmetic circuit” that “adds three binary bits”.
  8. 18. Direct input
  9. 21. only one bit changes in value from one adjacent
  10. 23. Flip flops required in MOD7 counter
  11. 25. to the next.
  12. 26. data select lines” are required for “8X1” multiplexer
  13. 28. fastest shifting among all shift registers
  14. 30. Suitable gate for bit comparison
Down
  1. 1. latch works with active edge
  2. 2. Asynchronous counters
  3. 4. JK inputs tied together to logic 1
  4. 5. Octal(374) in HEX
  5. 6. When s=1 and r=1 in SR flip flop
  6. 10. Gate in which the output is high for different inputs
  7. 12. States in 4 bit Ring counter
  8. 14. Universal gate whose output high when inputs are all zero
  9. 15. States in 3 bit counter
  10. 16. variables forming an OR term
  11. 17. Number of cells in 2 variable KMAP
  12. 19. States in 4 bit Johnsons counter
  13. 20. Counter in which output clears after reaching 1001
  14. 22. variables forming an AND term
  15. 24. many to one
  16. 27. Collection of flip flops
  17. 29. Bit counter required to count 25 pulses
  18. 31. Gate which is represented as inverter