LIC UNIT-IV : Analog Multiplier and PLL (Activity-Crossword)

123456789101112131415
Across
  1. 6. In VCO the_____ wave is generated due to alternate charging and discharging of the capacitor
  2. 9. In IC 565 PLL block diagram pin 4 is connected to______
  3. 11. ________is a circuit whose output voltage at any instant is proportional to the product of instantaneous value of two individual input voltages.
  4. 12. In digital data communication, _____ data is transmitted by means of a carrier frequency.
  5. 13. The total time taken by the PLL to establish lock is called ____
  6. 14. The op-amp's inverting terminal of voltage divider is at ________
  7. 15. In IC565 PLL, The op-amp A1 is used a______
Down
  1. 1. A multiplier that performs four-quadrant multiplication_______________
  2. 2. The range of frequencies over which the PLL can maintain lock with the incoming signal is____________
  3. 3. Deviation from straight fit of output voltage_________
  4. 4. Ability of multiplier to make output as 0 is______
  5. 5. Voltage squarer is an application of_____
  6. 7. The output of the IC565 PLL is _____ response.
  7. 8. A multiplier that can be integrated into monolithic IC is _______
  8. 10. _______is the circuit used to maintain synchronization between input and output frequency of oscillator circuits by comparing the difference phase of the two signals.