Combinational Logic Key Terms

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
Across
  1. 1. A Truth Table lists all of these possible values to a digital circuit, in ascending binary order, and the output response for each combination
  2. 4. A number system that has a base of 8; digits from 0 to 7
  3. 6. Class of PLDs that contain an array of more complex logic cells that can be very flexibly interconnected to implement high-level logic circuits
  4. 8. A Don’t ¬¬¬¬______ Condition occurs when a circuit’s output level for a given set of input conditions can be assigned as either a 1 or 0.
  5. 10. A sum term in a Boolean expression where all possible variables appear once in true or complement form
  6. 12. A circuit that directs one of several digital signals to a single output, depending on the states of several select inputs
  7. 13. Two-input logic circuit that produces a high output only when the inputs are different
  8. 18. In the acronym JEDEC, the first E stands for ___________.
  9. 19. The rightmost bit of a binary number is the _____ Significant Bit.
  10. 20. Base 16 number system
  11. 21. A type of Boolean expression where several sum terms are multiplied (ANDed) together
  12. 25. Logic circuit that operates like an OR gate followed by an INVERTER
  13. 27. Term in a Boolean expression where one or more true or complement variables are ORed
  14. 28. In a JTAG port, the serial output data from a device
  15. 30. Position of a binary bit that indicates whether that number represents a positive or a negative quantity
  16. 31. The 2’s ¬¬¬¬¬________ is a form of signed binary notation in which negative numbers are created by adding 1 to the 1’s complement form of the number
  17. 33. Two-input logic circuit that produces a high output only when the inputs are equal
  18. 34. A digital device consisting of several programmable sections with internal interconnections between the sections
  19. 36. A binary number of fixed length with one bit that shows positive or negative
  20. 37. Term in a Boolean expression where one or more true or complement variables are ANDed
  21. 39. A detailed description, especially one providing information needed to make, build, or produce something
  22. 42. A logic HIGH illuminates a segment of a common ¬¬¬¬______ display.
  23. 43. A graphical tool for finding the maximum SOP or POS simplification of a Boolean expression
  24. 44. A printed specification giving details of the pin configuration, electrical properties, and mechanical profile of an electronic device
  25. 48. Logic circuit that operates like an AND gate followed by an INVERTER
  26. 49. An electronic circuit having many components, such as transistors, diodes, resistors, and capacitors, in a single package
  27. 51. Test Clock
Down
  1. 2. The specific PLD device for which a digital design is intended
  2. 3. A standards body that developed the format for testing and programming devices while they are installed in a system
  3. 5. Process used by CPLD design software to interpret design information (such as a schematic or text file) and create required programming information for a CPLD
  4. 7. Transferring design information from the computer running PLD design software to the actual PLD chip
  5. 9. A digital circuit that produces an output code depending on which of its inputs is activated
  6. 11. Display of seven independently controlled light-emitting diodes (LED) or liquid crystal display (LCD) elements
  7. 14. The smallest unit of Karnaugh map
  8. 15. An industry standard form of text file indicating which fuses are blown and which are intact in a programmable logic device
  9. 16. A circuit that uses a binary decoder to direct a digital signal from a single source to is one of several destinations
  10. 17. Two cells in a K-map are ______ if there is only one variable that is different between the coordinates of the two cells.
  11. 22. Property that allows us to distribute (“multiply through”) an AND across several OR functions. For example, a(b+c)=ab+ac
  12. 23. Assigning internal PLD circuitry, and input and output pins, to a PLD design
  13. 24. A type of Boolean expression where several product terms are summed (ORed) together
  14. 26. A product term in a Boolean expression where all possible variables appear once in true or complement form
  15. 29. Adder circuit with three inputs and two outputs
  16. 32. Digital integrated circuit that can be programmed by the user to implement any digital logic function
  17. 35. Theorem stating that the complement of a sum (OR operation) equals the product (AND operation) of the complements
  18. 38. Design entry can be done by entering a this or a text file that describes the required digital function.
  19. 40. The JTAG signal that controls the downloading of test or programming data
  20. 41. The leftmost bit in a binary number is the Most _________ Bit.
  21. 45. Each segment of a common ______ display is illuminated by a logic LOW.
  22. 46. Adder circuit with two inputs and two outputs
  23. 47. A PLD with a few hundred logic gates and possibly a few programmable macrocells available
  24. 50. In a JTAG port, the serial input data to a device