ICDET - 3a

Edit Answers
12345678910111213
Across
  1. 3. Zpu/Zpd is known as the ___ ratio
  2. 5. For NMOS inverters, pull-up load is constructed from a ____ mode transistor
  3. 7. Condition for NMOS inverter is that R2 much ____ than R1
  4. 9. Electron ____ is about twice that of hole’s
  5. 10. After calculating Ids1 and Ids2, next is to put Ids1 ___ to Ids2
  6. 12. ___ are used to select or control the flow of signals
  7. 13. Different inverter designs will yield different overall area, ___ and power consumption
Down
  1. 1. Delays will affect the operating ____ of a digital circuit
  2. 2. One of the advantages of CMOS inverters
  3. 4. Most basic element in building logic circuits
  4. 6. How fast a signal can go from ‘1’ to ‘0’ is known as ___ time
  5. 8. For NMOS inverters, output voltage can never reach a ____ 0V
  6. 11. L/W is known as the ___ ratio Z, of a transistor