ICDET

1234567891011
Across
  1. 4. Advantages: Less power ______
  2. 7. Number of transistors <1,000,000
  3. 8. IC design step after completing design entry
  4. 9. Process that provides high packing density
  5. 10. Percentage of good dies over total number of dies
  6. 11. One of the process in Design Phase
Down
  1. 1. Maximum chip size is limited due to ____ in wafer
  2. 2. Significant improvements in IC processing
  3. 3. Logic family that uses least power compared to PMOS or NMOS
  4. 5. Material that has better temperature characteristic
  5. 6. Technology that use both BJT and MOSFETs
  6. 8. Advantages: Occupy ____ area